Skip to content
  1. Mar 05, 2012
  2. Mar 03, 2012
  3. Feb 29, 2012
  4. Feb 28, 2012
  5. Feb 27, 2012
    • Jim Grosbach's avatar
      ARM BL/BLX instruction fixups should use relocations. · 7b811d30
      Jim Grosbach authored
      We on the linker to resolve calls to the appropriate BL/BLX instruction
      to make interworking function correctly. It uses the symbol in the
      relocation to do that, so we need to be careful about being too clever.
      
      To enable this for ARM mode, split the BL/BLX fixup kind off from the
      unconditional-branch fixups.
      
      rdar://10927209
      
      llvm-svn: 151571
      7b811d30
  6. Feb 25, 2012
  7. Feb 24, 2012
  8. Feb 23, 2012
  9. Feb 21, 2012
  10. Feb 19, 2012
  11. Feb 17, 2012
  12. Feb 15, 2012
  13. Feb 11, 2012
  14. Feb 07, 2012
  15. Feb 06, 2012
    • Derek Schuff's avatar
      Enable streaming of bitcode · 8b2dcad4
      Derek Schuff authored
      This CL delays reading of function bodies from initial parse until
      materialization, allowing overlap of compilation with bitcode download.
      
      llvm-svn: 149918
      8b2dcad4
  16. Feb 04, 2012
    • Sean Callanan's avatar
      Modified the Enhanced Disassembler to create and · bdce3885
      Sean Callanan authored
      cache disassemblers according to the string value
      of the target triple, not according to the enum
      of the triple CPU.  The reason for this is that
      certain attributes of the instruction set are not
      reflected in the enum, but only in the string.
      
      llvm-svn: 149773
      bdce3885
  17. Feb 03, 2012
  18. Feb 01, 2012
  19. Jan 31, 2012
  20. Jan 28, 2012
  21. Jan 27, 2012
  22. Jan 26, 2012
  23. Jan 25, 2012
  24. Jan 24, 2012
  25. Jan 23, 2012
  26. Jan 20, 2012
Loading