- Nov 08, 2006
-
-
Reid Spencer authored
This patch converts the old SHR instruction into two instructions, AShr (Arithmetic) and LShr (Logical). The Shr instructions now are not dependent on the sign of their operands. llvm-svn: 31542
-
Chris Lattner authored
llvm-svn: 31539
-
Chris Lattner authored
llvm-svn: 31538
-
Evan Cheng authored
llvm-svn: 31537
-
Chris Lattner authored
class, where it can be used for preinc formation. llvm-svn: 31536
-
Chris Lattner authored
llvm-svn: 31535
-
Devang Patel authored
llvm-svn: 31533
-
Chris Lattner authored
LBB1_57: #bb207.i movl 72(%esp), %ecx movb (%ecx,%eax), %cl movl 80(%esp), %edx movb %cl, 1(%edx,%eax) incl %eax cmpl $143, %eax jne LBB1_57 #bb207.i jmp LBB1_64 #cond_next255.i intead of: LBB1_57: #bb207.i movl 72(%esp), %ecx movb (%ecx,%eax), %cl movl 80(%esp), %edx movb %cl, 1(%edx,%eax) incl %eax cmpl $143, %eax je LBB1_64 #cond_next255.i jmp LBB1_57 #bb207.i This eliminates a branch per iteration of the loop. This hurted PPC particularly, because the extra branch meant another dispatch group for each iteration of the loop. llvm-svn: 31530
-
- Nov 07, 2006
-
-
Devang Patel authored
llvm-svn: 31526
-
Chris Lattner authored
int func(vFloat v0, vFloat v1) { int ii; vSInt32 vsiidx[2]; vsiidx[0] = _mm_cvttps_epi32(v0); vsiidx[1] = _mm_cvttps_epi32(v1); ii = ((int *) vsiidx)[4]; return ii; } This fixes Transforms/ScalarRepl/2006-11-07-InvalidArrayPromote.ll llvm-svn: 31524
-
Devang Patel authored
llvm-svn: 31522
-
Devang Patel authored
llvm-svn: 31521
-
Evan Cheng authored
shuffle v, undef, <2, ?, 3, ?> to movhlps It should match to unpckhps instead. Added proper matching code for shuffle v, undef, <2, 3, 2, 3> llvm-svn: 31519
-
Devang Patel authored
llvm-svn: 31517
-
Jim Laskey authored
llvm-svn: 31516
-
Devang Patel authored
llvm-svn: 31515
-
Jim Laskey authored
llvm-svn: 31514
-
Devang Patel authored
llvm-svn: 31513
-
Jim Laskey authored
llvm-svn: 31512
-
Andrew Lenharth authored
llvm-svn: 31511
-
Andrew Lenharth authored
Allow loop detection during debug in forwarding nodes, and revert auxcall patch as it make 176.gcc untenable llvm-svn: 31510
-
Andrew Lenharth authored
llvm-svn: 31509
-
Jim Laskey authored
empty ranges. 2. Reorg how MachineDebugInfo maintains changes to debug labels. 3. Have dwarf writer use debug label info to simplify scopes and source line coorespondence. 4. Revert the merging of compile units until I can get the bugs ironed out. llvm-svn: 31507
-
Chris Lattner authored
llvm-svn: 31506
-
Chris Lattner authored
by 40%, FreeBench/fourinarow by 20%, and many other programs 10-25%. On PPC, this speeds up fourinarow by 18%, and probably other things as well. llvm-svn: 31504
-
Jim Laskey authored
llvm-svn: 31500
-
Evan Cheng authored
llvm-svn: 31498
-
Chris Lattner authored
X86. If happy, I'll enable this by default. llvm-svn: 31493
-
Reid Spencer authored
llvm-svn: 31492
-
Chris Lattner authored
The low part goes in the first operand of expandop, not the second one. llvm-svn: 31487
-
Chris Lattner authored
llvm-svn: 31485
-
- Nov 06, 2006
-
-
Evan Cheng authored
llvm-svn: 31478
-
Chris Lattner authored
llvm-svn: 31477
-
Jim Laskey authored
NOTE: There doesn't seem to be consistency for whether a leading tab is present in a section heading. llvm-svn: 31475
-
Jim Laskey authored
llvm-svn: 31474
-
Evan Cheng authored
llvm-svn: 31473
-
- Nov 05, 2006
-
-
Jeff Cohen authored
llvm-svn: 31464
-
Reid Spencer authored
llvm-svn: 31463
-
Reid Spencer authored
llvm-svn: 31462
-
Nick Lewycky authored
llvm-svn: 31460
-