Skip to content
Commit 0373d007 authored by Rafael Espindola's avatar Rafael Espindola
Browse files

Remove DwarfRegNum from the individual bits of the condition register. 

These should be DW_OP_bit_piece of CR (64).

llvm-svn: 132192
parent 27d0c445
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment