Skip to content
Commit 0b148574 authored by Matt Arsenault's avatar Matt Arsenault
Browse files

RegisterScavenger: Allow fail without spill 

AMDGPU wants to use this in some contexts where
the spilling is either impossible, or a worse alternative
to doing something else.

llvm-svn: 354816
parent f97ace56
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment