[InstCombine] Add test case demonstrating missed opportunities for removing...
[InstCombine] Add test case demonstrating missed opportunities for removing add/sub when the LSBs of one input are known to be 0 and MSBs of the output aren't consumed. llvm-svn: 299263
Loading
Please sign in to comment