Skip to content
Commit 0de23468 authored by Quentin Colombet's avatar Quentin Colombet
Browse files

[AArch64][FastISel] Variant of the logical instructions that use two input 

registers cannot write on SP.

rdar://problem/20748715

llvm-svn: 236352
parent 6efd273a
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment