Skip to content
Commit 18f8bb84 authored by Tim Northover's avatar Tim Northover
Browse files

ARM64: make sure FastISel emits SSA MachineInstrs 

We need to use a temporary register for a 2-step operation like REM.

llvm-svn: 208297
parent 9661ec0e
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment