[RISCV] Without Zfh, promote f16 inputs before creating RISCVISD::FCVT_W(U)_RV64 nodes.
This allows us to remove a couple more Zfhmin isel patterns.
Loading
Please sign in to comment
This allows us to remove a couple more Zfhmin isel patterns.