Skip to content
Commit 329fa890 authored by Quentin Colombet's avatar Quentin Colombet
Browse files

[AArch64] Fix bad register class constraint in fast-isel for TST instruction. 

rdar://problem/20748715

llvm-svn: 236273
parent 5111881c
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment