Skip to content
Commit 32cfafdd authored by Philip Reames's avatar Philip Reames Committed by Philip Reames
Browse files

[RISCV] Verify VL operand on instructions if present

These should only be immediate values or GPR registers.

Differential Revision: https://reviews.llvm.org/D133953
parent fbdea5a2
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment