Skip to content
Commit 3cb24110 authored by Tim Northover's avatar Tim Northover
Browse files

AArch64: remove unnecessary pseudo-instruction. 

Sufficiently twisted use of TableGen lets us write patterns directly for f16
(as an i16 promoted to i32) -> f32 conversion.

llvm-svn: 212933
parent 9ee2aee8
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment