Skip to content
Commit 3d59e388 authored by Matt Arsenault's avatar Matt Arsenault
Browse files

AMDGPU: Activate all lanes when spilling CSR VGPR for SGPR spills 

If some lanes weren't active on entry to the function, this could
clobber their VGPR values.

llvm-svn: 361655
parent 21efe2af
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment