[RISCV] Add RISCVISD::VFWMUL_VL. Use it to replace isel patterns with a DAG combine.
This is more consistent with how we handle integer widening multiply. A follow up patch will add support for matching vfwmul when the multiplicand is being squared.
Loading
Please sign in to comment