Skip to content
Commit 475d687a authored by David Green's avatar David Green
Browse files

[AArch64] Fix postinc operands for Cortex-A55 scheduling

Similar to D159254, this fixes the order of WriteAdr operands on post/pre-inc
loads/stores in the Cortex-A55 scheduling model.
parent 6172960c
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment