Skip to content
Commit 49e02fc4 authored by Evan Cheng's avatar Evan Cheng
Browse files

Add Cortex-M0 support. It's a ARMv6m device (no ARM mode) with some 32-bit 

instructions: dmb, dsb, isb, msr, and mrs.

llvm-svn: 110786
parent 6e809de9
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment