Skip to content
Unverified Commit 4b0df112 authored by Florian Hahn's avatar Florian Hahn
Browse files

[VPlan] Fix invalid IR in unit test input, run verifier. 

Some tests were passing invalid IR to the VPlan construction logic. Fix
the invalid IR and run the verifier on the input to avoid issues in the
future.
parent 64857900
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment