Skip to content
Commit 4b5b757d authored by Jiangning Liu's avatar Jiangning Liu
Browse files

[ARM64] Fix a bug in shuffle vector lowering to generate corect vext ISD with...

[ARM64] Fix a bug in shuffle vector lowering to generate corect vext ISD with swapped input vectors.

llvm-svn: 209495
parent 25ea6a1b
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment