Skip to content
Commit 4dc7a5a5 authored by Matt Arsenault's avatar Matt Arsenault
Browse files

AMDGPU: Fix hardcoded alignment of spill.

Instead of forcing 4 alignment when spilled, set register class
alignments.

llvm-svn: 252322
parent 623e6fd4
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment