Skip to content
Commit 51d2d0f6 authored by Matt Arsenault's avatar Matt Arsenault
Browse files

AMDGPU: Fix adding redundant implicit operands 

These are already added during the MachineInstr construction,
so this was adding the implicit registers twice.

llvm-svn: 246525
parent 86f14e09
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment