Skip to content
Commit 5a73daf9 authored by Craig Topper's avatar Craig Topper
Browse files

[RISCV] Add test cases for SRO/SLO with shift amounts masked to bitwidth-1. NFC 

The sro/slo instructions ignore extra bits in the shift amount,
so we can ignore the mask just like we do for sll, srl, and sra.
parent d2927f78
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment