Skip to content
Commit 5c3c176c authored by Haohai Wen's avatar Haohai Wen
Browse files

Revert "[X86] Revise Alderlake P-Core schedule model" 

This reverts commit 3083b65c.
Since latency from intel doc doesn't reflect worst case.
parent c1ecd0a3
Expand all Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment