Skip to content
Commit 6a6bc750 authored by Haicheng Wu's avatar Haicheng Wu
Browse files

[AArch64] Do not lower scalar sdiv/udiv to a shifts + mul sequence when optimizing for minsize 

Mimic what x86 does when optimizing sdiv/udiv for minsize.

llvm-svn: 264606
parent ba85781f
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment