[AArch64] Fix postinc operands for Cortex-A53 scheduling
Similar to D159254, this fixes the order of WriteAdr operands on post/pre-inc loads/stores in the Cortex-A53 scheduling model.
Loading
Please sign in to comment
Similar to D159254, this fixes the order of WriteAdr operands on post/pre-inc loads/stores in the Cortex-A53 scheduling model.