Skip to content
Unverified Commit 6fbbcb4e authored by Ivan Kosarev's avatar Ivan Kosarev Committed by GitHub
Browse files

[TableGen] Fix ordering of register classes. (#67245) 

This commit:

TableGen: Try to fix expensive checks failures
d2a9b87f

fixed one of the sort() calls, but there's another.

Caught on expensive-checks buildbots that started to fail sporadically
after submitting

[AMDGPU] Add True16 register classes.
469b3bfa
parent a7fdbecf
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment