Skip to content
Commit 74a61b02 authored by Craig Topper's avatar Craig Topper
Browse files

[X86][Disassembler] Clamp index to 4-bits when decoding GPR registers.

A 5-bit value can occur when EVEX.X is 0 due to it being used to extend modrm.rm to encode XMM16-31. But if modrm.rm instead encodes a GPR, the Intel documentation says EVEX.X should be ignored so just mask it to 4 bits once we know its a GPR.

llvm-svn: 333725
parent 1a00b0ac
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment