[ARM] Testcase for missed optimization with i16 compare.
The result looks weird because the DAG actually has an explicit shift; I haven't figured out why, exactly. llvm-svn: 335000
Loading
Please sign in to comment
The result looks weird because the DAG actually has an explicit shift; I haven't figured out why, exactly. llvm-svn: 335000