Skip to content
Commit 8104f266 authored by Craig Topper's avatar Craig Topper
Browse files

[X86] Correct the throughput for divide instructions in Sandy... 

[X86] Correct the throughput for divide instructions in Sandy Bridge/Haswell/Broadwell/Skylake scheduler models.

Fixes most of PR36898. Still need to fix the 512-bit instructions, but Agner's tables don't have those.

llvm-svn: 328960
parent dc740943
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment