Skip to content
Commit 85b87179 authored by Simon Pilgrim's avatar Simon Pilgrim
Browse files

[TTI][X86] Add v8i16 -> 2 x v4i16 stride 2 interleaved load costs 

Split SSE2 and SSSE3 costs to correctly handle PSHUFB lowering - as was noted on D111938
parent 3956a1f8
Expand all Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment