Skip to content
GitLab
Explore
Sign in
Commit
86f72929
authored
Dec 09, 2015
by
Oliver Stannard
Browse files
[AArch64] Fix FP16 vector instructions that should only accept low registers
llvm-svn: 255113
parent
3c722313
Loading
Loading
Loading
Changes
2
Hide whitespace changes
Inline
Side-by-side
Loading
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment