Skip to content
Unverified Commit 927b8a0f authored by chuongg3's avatar chuongg3 Committed by GitHub
Browse files

[AArch64][GlobalISel] Combine vecreduce(ext) to {U/S}ADDLV (#75832)

parent ba131b70
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment