Skip to content
Commit 9933574a authored by Sanjay Patel's avatar Sanjay Patel
Browse files

[DAGCombiner] allow hoisting vector bitwise logic ahead of extends

llvm-svn: 350032
parent 8bc612f6
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment