Skip to content
Commit 9ca028c2 authored by Sanjay Patel's avatar Sanjay Patel
Browse files

[DAG] enhance computeKnownBits to handle SRL/SRA with vector splat constant 

llvm-svn: 284953
parent d11fdad3
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment