[AArch64] Only enable `foldCSELOfCSEl` DAG combine when x != y
https://alive2.llvm.org/ce/z/Uy_x_b Fix: https://github.com/llvm/llvm-project/issues/59902 Reviewed By: dmgreen Differential Revision: https://reviews.llvm.org/D141359
Loading
Please sign in to comment