Skip to content
Commit c3c8f002 authored by David Green's avatar David Green
Browse files

[AArch64] Add vselect(fmin/fmax) SVE patterns

For both minnum/maxnum and minimum/maximum, this adds tablegen patterns for
vselect(fmin/fmax), creating a predicate fminnm/fmaxnm/fmin/fmax nodes.

Differential Revision: https://reviews.llvm.org/D155872
parent 0e30ca2e
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment