Skip to content
Commit cad708b9 authored by sstwcw's avatar sstwcw
Browse files

[clang-format] Recognize Verilog non-blocking assignment 

Reviewed By: HazardyKnusperkeks, owenpan

Differential Revision: https://reviews.llvm.org/D142891
parent 26182dfa
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment