Skip to content
Commit ce45be04 authored by James Molloy's avatar James Molloy
Browse files

[AArch64] Teach DAGCombiner that converting two consecutive loads into a... 

[AArch64] Teach DAGCombiner that converting two consecutive loads into a vector load is not a good transform when paired loads are available.

The combiner was creating Q-register loads and stores, which then had to be spilled because there are no callee-save Q registers!

llvm-svn: 214634
parent 8c112d83
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment