Skip to content
Commit d407ccd2 authored by Vineet Kumar's avatar Vineet Kumar
Browse files

Use whole-vector-register select with explicit zeros to zero the undef lanes... 

Use whole-vector-register select with explicit zeros to zero the undef lanes of compare vp intrinsics
parent 15dd833e
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment