Skip to content
Commit e0d20190 authored by Simon Pilgrim's avatar Simon Pilgrim
Browse files

[X86][Btver2] Fix BT(C|R|S)mr & BT(C|R|S)mi schedule latency + uop counts 

Match AMD Fam16h SOG + llvm-exegesis tests

llvm-svn: 343494
parent 004fe6bf
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment