Skip to content
Commit fd6fd007 authored by Matt Arsenault's avatar Matt Arsenault
Browse files

AMDGPU: Correct definitions for bitset instructions 

These really read and write the result register, so these need a tied
input.

llvm-svn: 354809
parent fcbd7f64
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment