Commits · 5a2583f0265007d27624e1089d40bf4b51f8718a · Raul Torres / llvm-target-spread · GitLab

Dec 08, 2017
- [AArch64] Rename AArch64VecorByElementOpt.cpp into AArch64SIMDInstrOpt.cpp to... · 5a2583f0
  Abderrazek Zaafrani authored Dec 08, 2017
  5a2583f0
- Generalize llvm::replaceDbgDeclare and actually support the use-case that · d1317017
  Adrian Prantl authored Dec 08, 2017
  d1317017
- [Debugify] Add a pass to test debug info preservation · 195dfd10
  Vedant Kumar authored Dec 08, 2017
  195dfd10
- [CodeExtractor] Add debug locations for new call and branch instrs. · e5089e2e
  Florian Hahn authored Dec 08, 2017
  e5089e2e
- [WebAssembly] Reapply r319186: "Support bitcasted function addresses with varargs." · 3a762bf9
  Dan Gohman authored Dec 08, 2017
  3a762bf9
- [WebAssemby] Re-apply r320041: "Support main functions with alternate signatures." · 6736f590
  Dan Gohman authored Dec 08, 2017
  6736f590
- [AArch64] Add Exynos to host detection · 5d7a9e6e
  Evandro Menezes authored Dec 08, 2017
  5d7a9e6e
- AMDGPU/GCN: Bring processors in sync with AMDGPUUsage · c40d9f2e
  Konstantin Zhuravlyov authored Dec 08, 2017
  c40d9f2e
- [X86] CMOV pseudo instructions shouldn't need scheduling info as they should be lowered early · 5f7fcb2e
  Simon Pilgrim authored Dec 08, 2017
  5f7fcb2e
- [X86][X87] Tag x87 load/store instructions scheduler classes · f621dcf8
  Simon Pilgrim authored Dec 08, 2017
  f621dcf8
- [X86] Teach lowering to only let through (insert_subvector (vXi1 zeros),... · 7f0d456e
  Craig Topper authored Dec 08, 2017
  7f0d456e
- [X86][X87] Tag x87 float compare instructions scheduler classes · 6415f56c
  Simon Pilgrim authored Dec 08, 2017
  6415f56c
- AMDGPU: Set IntrReadMem on memtime intrinsics · 73ce93b0
  Matt Arsenault authored Dec 08, 2017
  73ce93b0
- AMDGPU: image_getlod and image_getresinfo do not read memory · 856777d8
  Matt Arsenault authored Dec 08, 2017
  856777d8
- AMDGPU: Preserve MMO in adjustWritemask · ecad0d53
  Matt Arsenault authored Dec 08, 2017
  ecad0d53
- [llvm] Add install-distribution-stripped · d9073510
  Shoaib Meenai authored Dec 08, 2017
  d9073510
- [cmake] Only pass CMAKE_SYSROOT if non-empty · 038fd005
  Shoaib Meenai authored Dec 08, 2017
  038fd005
- [runtimes] Add install-*-stripped targets · e8828d49
  Shoaib Meenai authored Dec 08, 2017
  e8828d49
- Revert r320104: infinite loop profiling bug fix · d91057bf
  Xinliang David Li authored Dec 08, 2017
  d91057bf
- [JumpThreading] Minor comment cleanup. NFC. (test commit) · 0eae123d
  Brian M. Rzycki authored Dec 08, 2017
  0eae123d
- [X86][MPX] Tag TSX/HLE/SGX instructions scheduler classes · 2db28513
  Simon Pilgrim authored Dec 08, 2017
  2db28513
- AMDGPU: Report Arg's Value name in metadata if kernel_arg_name metadata is not available · e30f88f3
  Konstantin Zhuravlyov authored Dec 08, 2017
  e30f88f3
- Reverting r320166 to fix test failures. · ad840d22
  Michael Trent authored Dec 08, 2017
  ad840d22
- [X86][MPX] Tag MPX instructions scheduler classes · 42fcda9a
  Simon Pilgrim authored Dec 08, 2017
  42fcda9a
- [x86] use hasAVX2() rather than hasInt256(); NFC · d4468912
  Sanjay Patel authored Dec 08, 2017
  d4468912
- [X86] Tag move immediate instructions scheduler classes · 8e39dc36
  Simon Pilgrim authored Dec 08, 2017
  8e39dc36
- Updated llvm-objdump to display local relocations in Mach-O binaries · de5209bd
  Michael Trent authored Dec 08, 2017
  de5209bd
- [DebugInfo] Use llc instead of llc_dwarf to fix this test. · b5a62cc8
  Davide Italiano authored Dec 08, 2017
  b5a62cc8
- [X86][SHA] Tag SHA instructions scheduler classes · 19d460b0
  Simon Pilgrim authored Dec 08, 2017
  19d460b0
- [X86] Tag VIA PadLock crypto instructions scheduler classes · 4ba3314d
  Simon Pilgrim authored Dec 08, 2017
  4ba3314d
- [X86] Tag PKU/INVPCID/RDPID/SMAP/SMX/PTWRITE system instructions scheduler classes · 1ddcae66
  Simon Pilgrim authored Dec 08, 2017
  1ddcae66
- [InstCombine] PR35354: Convert store(bitcast, load bitcast (select (Cond, &V1,... · ec95c6cc
  Alexey Bataev authored Dec 08, 2017
  ec95c6cc
- [X86][AVX512] Tag CLWB instruction to CLFLUSH/PREFETCH scheduler class · 83708cab
  Simon Pilgrim authored Dec 08, 2017
  83708cab
- [PatternMatch] Add matcher for LoadInst, NFC. · ad1d023d
  Alexey Bataev authored Dec 08, 2017
  ad1d023d
- [X86][AVX512] Tag AVX512_512_SEXT_MASK_* instructions scheduler classes · 26f106fd
  Simon Pilgrim authored Dec 08, 2017
  26f106fd
- [AMDGPU] add labels to +DumpCode output · cead41d4
  Tim Renouf authored Dec 08, 2017
  cead41d4
- [NFC] Rename variable from Cond to Pred to make it more sound · 63a3de05
  Max Kazantsev authored Dec 08, 2017
  63a3de05
- [SCEV] Fix predicate usage in computeExitLimitFromICmp · 9c08b7a0
  Max Kazantsev authored Dec 08, 2017
  9c08b7a0
- [CodeGen] Move printing MO_MachineBasicBlock operands to MachineOperand::print · f4bd2955
  Francis Visoiu Mistrih authored Dec 08, 2017
  f4bd2955
- [CodeGen] Move printing MO_CImmediate operands to MachineOperand::print · 6c4ca713
  Francis Visoiu Mistrih authored Dec 08, 2017
  6c4ca713