llvm/lib/Target/ARM/ARMInstrInfo.td · 1a791eedbff18b9f935234c79f896cff4b6cc4da · Roger Ferrer / llvm-epi-0.8 · GitLab

This is an archived project. Repository and other project resources are read-only.

Set instruction encoding bits 4 and 7 for ARM register-register and · 1a791eed
Bob Wilson authored Oct 14, 2009
```
register-shifted-register instructions.  Patch by Johnny Chen.

llvm-svn: 84124
```
1a791eed