Skip to content
Commit 370e8226 authored by Matt Arsenault's avatar Matt Arsenault
Browse files

LoadStoreVectorizer: Check TTI for vec reg bit width 

llvm-svn: 274322
parent 42ad1705
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment