- Oct 14, 2013
-
-
Nick Kledzik authored
llvm-svn: 192627
-
Reid Kleckner authored
We have to reserve at least the width of a pointer for the vfptr. For classes with small alignment, we weren't reserving enough space, and were overlapping the first field with the vfptr. llvm-svn: 192626
-
Warren Hunt authored
llvm-svn: 192625
-
Andrew Trick authored
Clobbering is exclusive not inclusive on register units. For liveness, we need to consider all the preserved registers. e.g. A regmask that clobbers YMM0 may preserve XMM0. Units are only clobbered when all super-registers are clobbered. llvm-svn: 192623
-
Andrew Trick authored
Some clients may add block live ins and may track liveness over a large scope. This guarantees an efficient implementation in all cases with no memory allocation/deallocation, independent of the number of target registers. It could be slightly less convenient but is fine in the expected case. llvm-svn: 192622
-
Andrew Trick authored
llvm-svn: 192621
-
Andrew Trick authored
llvm-svn: 192620
-
Andrew Trick authored
llvm-svn: 192619
-
Manman Ren authored
Clean up creation of static member DIEs. We can create static member DIEs from two places, so we call getOrCreateStaticMemberDIE from the two places. getOrCreateStaticMemberDIE will get or create the context DIE first, then it will check if the DIE already exists, if not, we create the static member DIE and add it to the context. Creation of static member DIEs are handled in a similar way as subprogram DIEs. llvm-svn: 192618
-
David Blaikie authored
That wasn't confusing /at all/... llvm-svn: 192617
-
Warren Hunt authored
This patch fixes the distructor test when checking for vtordisp requirements in microsoft record layout. A test case is also included. Addresses: http://llvm.org/bugs/show_bug.cgi?id=16406#c7 llvm-svn: 192616
-
Joerg Sonnenberger authored
Adjust linkage to make more sense for older releases. llvm-svn: 192615
-
Shankar Easwaran authored
llvm-svn: 192614
-
Ted Kremenek authored
llvm-svn: 192613
-
Warren Hunt authored
They weren't added with the rest of the microsoft record layout patch due me not doing svn add. llvm-svn: 192612
-
Ted Kremenek authored
Fixes a false positive with -Wconversion involving Objective-C properties. Fixes <rdar://problem/14415662>. llvm-svn: 192611
-
Hans Wennborg authored
This should fix PR17568. Patch by Josh Samuel! llvm-svn: 192610
-
Howard Hinnant authored
http://lab.llvm.org:8013/builders/libcxx_clang-x86_64-darwin11-RA lit.py: <string>:230: note: inferred use_system_lib as: False lit.py: <string>:247: fatal: C++ ABI setting None unsupported for tests cxx_abi is geting set to None, and the lit script errors out shortly after that. This patch changes the default of cxx_abi from None to 'libcxxabi'. This is likely not the right way to fix this problem. However it gets the buildbot running again. Improvements to this fix are welcome. llvm-svn: 192609
-
Will Dietz authored
Per original comment, the intention of this loop is to go ahead and break the critical edge (in order to sink this instruction) if there's reason to believe doing so might "unblock" the sinking of additional instructions that define registers used by this one. The idea is that if we have a few instructions to sink "together" breaking the edge might be worthwhile. This commit makes a few small changes to help better realize this goal: First, modify the loop to ignore registers defined by this instruction. We don't sink definitions of physical registers, and sinking an SSA definition isn't going to unblock an upstream instruction. Second, ignore uses of physical registers. Instructions that define physical registers are rejected for sinking, and so moving this one won't enable moving any defining instructions. As an added bonus, while virtual register use-def chains are generally small due to SSA goodness, iteration over the uses and definitions (used by hasOneNonDBGUse) for physical registers like EFLAGS can be rather expensive in practice. (This is the original reason for looking at this) Finally, to keep things simple continue to only consider this trick for registers that have a single use (via hasOneNonDBGUse), but to avoid spuriously breaking critical edges only do so if the definition resides in the same MBB and therefore this one directly blocks it from being sunk as well. If sinking them together is meant to be, let the iterative nature of this pass sink the definition into this block first. Update tests to accomodate this change, add new testcase where sinking avoids pipeline stalls. llvm-svn: 192608
-
Rafael Espindola authored
It uses now removed opt options. Patch by Alastair Murray! llvm-svn: 192606
-
Rafael Espindola authored
They were leftover from the old profiling support. Patch by Alastair Murray. llvm-svn: 192605
-
Rafael Espindola authored
llvm-svn: 192604
-
Rafael Espindola authored
llvm-svn: 192603
-
Chris Lattner authored
avoid a heap allocation when this is the case. llvm-svn: 192602
-
Rafael Espindola authored
llvm-svn: 192601
-
Evgeniy Stepanov authored
llvm-svn: 192600
-
Evgeniy Stepanov authored
Currently MSan checks that arguments of *cvt* intrinsics are fully initialized. That's too much to ask: some of them only operate on lower half, or even quarter, of the input register. llvm-svn: 192599
-
Benjamin Kramer authored
No functionality change. llvm-svn: 192598
-
Chad Rosier authored
llvm-svn: 192597
-
Chad Rosier authored
llvm-svn: 192596
-
Sylvestre Ledru authored
llvm-svn: 192595
-
Serge Pavlov authored
This patch fixes PR17019. When doing typo correction, Sema::CorrectTypo uses correction already seen for the same typo. This causes problems if that correction is from another scope and cannot be accessed in the current. llvm-svn: 192594
-
Sergey Matveev authored
Treat the fake stack as live memory. llvm-svn: 192593
-
Evgeniy Stepanov authored
llvm-svn: 192592
-
Bernard Ogden authored
llvm-svn: 192591
-
Bernard Ogden authored
Some previous implicit defaults have changed, for example FP and NEON are now on by default. llvm-svn: 192590
-
Matheus Almeida authored
List of instructions: bclri.{b,h,w,d} binsli.{b,h,w,d} binsri.{b,h,w,d} bnegi.{b,h,w,d} bseti.{b,h,w,d} sat_s.{b,h,w,d} sat_u.{b,h,w,d} slli.{b,h,w,d} srai.{b,h,w,d} srari.{b,h,w,d} srli.{b,h,w,d} srlri.{b,h,w,d} llvm-svn: 192589
-
Matheus Almeida authored
List of instructions: and.v, bmnz.v, bmz.v, bsel.v, nor.v, or.v, xor.v. llvm-svn: 192588
-
Matheus Almeida authored
llvm-svn: 192587
-
Matheus Almeida authored
List of instructions: copy_s.{b,h,w} copy_u.{b,h,w} sldi.{b,h,w,d} splati.{b,h,w,d} llvm-svn: 192586
-