Commits · 2fc851002b34f6b30e947f82611f4331cd38c93d · Roger Ferrer / llvm-epi-0.8 · GitLab

This project is archived. Its data is read-only.

Sep 18, 2014
- [FastISel][AArch64] Followup commit for 218031 to handle negative offsets too. · 2fc85100
  Juergen Ributzka authored Sep 18, 2014
  2fc85100
- [FastISel][AArch64] Try to fold the offset into the add instruction when... · a33070c3
  Juergen Ributzka authored Sep 18, 2014
  a33070c3
- [FastISel][AArch64] Fold 'AND' instruction during the address computation. · 99b7758b
  Juergen Ributzka authored Sep 18, 2014
  99b7758b
- [x86] Add an SSSE3 run to the v4 shuffle test. · e0d77ef0
  Chandler Carruth authored Sep 18, 2014
  e0d77ef0
- [x86] Initial step of teaching the new vector shuffle lowering about · 867930aa
  Chandler Carruth authored Sep 18, 2014
  867930aa
- [FastISel][AArch64] Fold bit test and branch into TBZ and TBNZ. · c35fb036
  Juergen Ributzka authored Sep 18, 2014
  c35fb036
- Fix FastISel bug in boolean returns for PowerPC. · 61570df7
  Samuel Antao authored Sep 17, 2014
  61570df7
Sep 17, 2014
- [FastISel][AArch64] Custom lower sdiv by power-of-2. · f6430314
  Juergen Ributzka authored Sep 17, 2014
  f6430314
- [FastISel][AArch64] Simplify mul to shift when possible. · c611d727
  Juergen Ributzka authored Sep 17, 2014
  c611d727
- Exclude known and bugzilled failures from UBSan bootstrap · 7bddb0a5
  Alexey Samsonov authored Sep 17, 2014
  7bddb0a5
- [FastISel][AArch64] Fold mul into add/sub and logical operations. · 3871c694
  Juergen Ributzka authored Sep 17, 2014
  3871c694
- [FastISel][AArch64] Fold mul into the address computation of memory operations. · 22d4cd0a
  Juergen Ributzka authored Sep 17, 2014
  22d4cd0a
- Revert "[ARM, Fix] Fix emitLeading/TrailingFence on old ARM processors" · bf26f8fd
  Robin Morisset authored Sep 17, 2014
  bf26f8fd
- [FastISel][AArch64] Fold compare with zero and branch into CBZ and CBNZ. · d8e30c0d
  Juergen Ributzka authored Sep 17, 2014
  d8e30c0d
- [FastISel][AArch64] Improve branch selection to support all FP conditions. · fb3e1437
  Juergen Ributzka authored Sep 17, 2014
  fb3e1437
- [ARM, Fix] Fix emitLeading/TrailingFence on old ARM processors · 1c8a4575
  Robin Morisset authored Sep 17, 2014
  1c8a4575
- R600/SI: Change formatting of printed FP immediates · 02dc2652
  Matt Arsenault authored Sep 17, 2014
  02dc2652
- [x32] Fix function indirect calls · 37b65d81
  Pavel Chupin authored Sep 17, 2014
  37b65d81
- [CodeGenPrepare][AddressingModeMatcher] The promotion mechanism was expecting · ac55b15b
  Quentin Colombet authored Sep 16, 2014
  ac55b15b
Sep 16, 2014
- [FastISel][AArch64] Add vector support to argument lowering. · 59e631c7
  Juergen Ributzka authored Sep 16, 2014
  59e631c7
- [x86] As a follow-up to r217819, don't check for VSELECT legality now · f845e894
  Chandler Carruth authored Sep 16, 2014
  f845e894
- [x86] Add the beginnings of a proper DAG combine to match ADDSUBPS and · de5f2b35
  Chandler Carruth authored Sep 16, 2014
  de5f2b35
- [FastISel][AArch64] Add missing test case for previous commit. · f693787e
  Juergen Ributzka authored Sep 15, 2014
  f693787e
- [FastISel][AArch64] Lower sin/cos/pow to runtime lib calls. · 993224a5
  Juergen Ributzka authored Sep 15, 2014
  993224a5
- Add back tests for empty function in SPARC and PowerPC. · 9dd2d581
  Rafael Espindola authored Sep 15, 2014
  9dd2d581
- [FastISel][AArch64] Add lowering support for frem. · afa034fb
  Juergen Ributzka authored Sep 15, 2014
  afa034fb
Sep 15, 2014
- [FastISel][AArch64] Improve floating-point compare support. · 8984f48d
  Juergen Ributzka authored Sep 15, 2014
  8984f48d
- Add mips32 r1 to the list of supported targets for Mips fast-isel · 32be74b1
  Reed Kotler authored Sep 15, 2014
  32be74b1
- llvm/test/CodeGen/X86/peephole-fold-movsd.ll: Relax an expression for win32. · 33d585cb
  NAKAMURA Takumi authored Sep 15, 2014
  33d585cb
- Add a triple to fix the bots. · 4235c2da
  Rafael Espindola authored Sep 15, 2014
  4235c2da
- Fix a lot of confusion around inserting nops on empty functions. · 6865d6f0
  Rafael Espindola authored Sep 15, 2014
  6865d6f0
- [CodeGenPrepare][AddressingModeMatcher] Fix a think-o for the sext(zext) -> zext promotion · 9dcb724d
  Quentin Colombet authored Sep 15, 2014
  9dcb724d
- [X86] Fix a bug in X86's peephole optimization. · 760814a7
  Akira Hatanaka authored Sep 15, 2014
  760814a7
- R600/SI: Prefer selecting more e64 instruction forms. · 49dd4283
  Matt Arsenault authored Sep 15, 2014
  49dd4283
- R600/SI: Make sure double vector fmul is tested · 0fd0a316
  Matt Arsenault authored Sep 15, 2014
  0fd0a316
- R600/SI: Add some mubuf testcases. · 72aafd06
  Matt Arsenault authored Sep 15, 2014
  72aafd06
- R600/SI: Add preliminary support for flat address space · 3f98140c
  Matt Arsenault authored Sep 15, 2014
  3f98140c
- [x86] Begin emitting PBLENDW instructions for integer blend operations · 707a2e09
  Chandler Carruth authored Sep 15, 2014
  707a2e09
- [x86] Add an explicit SSE3 run to this test and flesh out a bunch of · 00b1e0fc
  Chandler Carruth authored Sep 15, 2014
  00b1e0fc
- [x86] Teach the x86 DAG combiner to form UNPCKLPS and UNPCKHPS · 12d4a70c
  Chandler Carruth authored Sep 15, 2014
  12d4a70c