Skip to content
  1. Apr 09, 2009
    • Bob Wilson's avatar
      Fix pr3954. The register scavenger asserts for inline assembly with · 51856173
      Bob Wilson authored
      register destinations that are tied to source operands.  The
      TargetInstrDescr::findTiedToSrcOperand method silently fails for inline
      assembly.  The existing MachineInstr::isRegReDefinedByTwoAddr was very
      close to doing what is needed, so this revision makes a few changes to
      that method and also renames it to isRegTiedToUseOperand (for consistency
      with the very similar isRegTiedToDefOperand and because it handles both
      two-address instructions and inline assembly with tied registers).
      
      llvm-svn: 68714
      51856173
  2. Mar 31, 2009
  3. Mar 30, 2009
  4. Mar 20, 2009
  5. Mar 19, 2009
  6. Mar 17, 2009
    • Evan Cheng's avatar
      Spiller may unfold load / mod / store instructions as an optimization when the... · 76f1b47e
      Evan Cheng authored
      Spiller may unfold load / mod / store instructions as an optimization when the would be loaded value is available in a register. It needs to check if it's legal to clobber the register. Also, the register can contain values of multiple spill slots, make sure to check all instead of just the one being unfolded.
      
      llvm-svn: 67068
      76f1b47e
  7. Mar 14, 2009
  8. Mar 12, 2009
  9. Mar 11, 2009
  10. Mar 09, 2009
  11. Mar 08, 2009
  12. Feb 28, 2009
  13. Feb 26, 2009
  14. Feb 17, 2009
  15. Feb 13, 2009
  16. Feb 12, 2009
  17. Feb 11, 2009
    • Evan Cheng's avatar
      Implement PR3495: local spiller optimization. The local spiller can now keep... · a1968b0f
      Evan Cheng authored
      Implement PR3495: local spiller optimization. The local spiller can now keep availability information over BB boundaries. It visits BB's in depth first order. After visiting a BB if it find a successor which has a single predecessor it visits the successor next without clearing the availability information. This allows the successor to omit reloads or change them into copies.
      
      llvm-svn: 64298
      a1968b0f
  18. Feb 03, 2009
  19. Jan 20, 2009
  20. Dec 02, 2008
  21. Oct 17, 2008
  22. Oct 14, 2008
  23. Oct 06, 2008
  24. Oct 03, 2008
  25. Sep 11, 2008
  26. Sep 10, 2008
  27. Sep 04, 2008
  28. Aug 19, 2008
  29. Aug 05, 2008
  30. Jul 18, 2008
  31. Jul 08, 2008
    • Dan Gohman's avatar
      Pool-allocation for MachineInstrs, MachineBasicBlocks, and · 3b460303
      Dan Gohman authored
      MachineMemOperands. The pools are owned by MachineFunctions.
      
      This drastically reduces the number of calls to malloc/free made
      during the "Emit" phase of scheduling, as well as later phases
      in CodeGen. Combined with other changes, this speeds up the
      "instruction selection" phase of CodeGen by 10% in some cases.
      
      llvm-svn: 53212
      3b460303
  32. Jun 18, 2008
  33. Jun 16, 2008
Loading