Commits · 6d907105c5d7032fe2ee12333e7af8dd8ed20739 · Roger Ferrer / llvm-epi-0.8 · GitLab

This is an archived project. Repository and other project resources are read-only.

Dec 10, 2017
- Remove this->. NFC. · 6d907105
  Rafael Espindola authored Dec 10, 2017
  6d907105
- [X86][X87] Fix typo in znver1 FIST/FISTT schedule patterns · c493d4f5
  Simon Pilgrim authored Dec 10, 2017
  c493d4f5
- [X86][X87] Add missing x87 scheduler tests · 930e4359
  Simon Pilgrim authored Dec 10, 2017
  930e4359
- [X86] Rename some instructions from 'rb' to 'rrb' to make 'b' a proper suffix.... · 1de942b2
  Craig Topper authored Dec 10, 2017
  1de942b2
- [X86] Add VCVTQQ2PS to the skylake server scheduler models. · c7445f2c
  Craig Topper authored Dec 10, 2017
  c7445f2c
- [X86] Add VPMULLWZ256 to the skylake server scheduler model · c268527b
  Craig Topper authored Dec 10, 2017
  c268527b
- [X86] Add 256/512-bit EVEX VPSADBW instructions to skylake server scheduler model. · 4ec397cb
  Craig Topper authored Dec 10, 2017
  4ec397cb
- [X86] Fix a few instructions that were named Z512 instead of just Z. · aa904d5a
  Craig Topper authored Dec 10, 2017
  aa904d5a
- [X86] Add VPSRLWZrr to skylake server scheduler model. · 7c89de17
  Craig Topper authored Dec 10, 2017
  7c89de17
- [X86] Add VPUNPCKLWDZrr to skylake server scheduler model. · 1d7760db
  Craig Topper authored Dec 10, 2017
  1d7760db
- [X86] Adjust tablegen includes so we can use Instructions in scheduler models... · 57c2815c
  Craig Topper authored Dec 10, 2017
  57c2815c
- [SimplifyLibCalls] propagate FMF when folding pow(x, -1.0) call · b23e1481
  Sanjay Patel authored Dec 10, 2017
  b23e1481
- [InstCombine] add test for pow(x, -1.0) with FMF; NFC · ac9cbd6c
  Sanjay Patel authored Dec 10, 2017
  ac9cbd6c
- [SimplifyLibCalls] propagate FMF when folding pow(x, 2.0) call (PR35601) · 09ec3434
  Sanjay Patel authored Dec 10, 2017
  09ec3434
- [InstCombine] add test for pow(x, 2.0) with FMF; NFC · 719bc64b
  Sanjay Patel authored Dec 10, 2017
  719bc64b
- [X86] Flag BroadWell scheduler model as complete · 1f8cfba0
  Simon Pilgrim authored Dec 10, 2017
  1f8cfba0
- Regenerate some AVX2+ scheduling tests that got missed · 4ff43d81
  Simon Pilgrim authored Dec 10, 2017
  4ff43d81
- Strip trailing whitespace. NFCI. · 49c74934
  Simon Pilgrim authored Dec 10, 2017
  49c74934
- Regenerate some scheduling tests that got missed · af35b76b
  Simon Pilgrim authored Dec 10, 2017
  af35b76b
- [X86] Flag ZNVER1 scheduler model as complete · 32099657
  Simon Pilgrim authored Dec 10, 2017
  32099657
- [X86] Flag SLM scheduler model as complete · 85476459
  Simon Pilgrim authored Dec 10, 2017
  85476459
- [X86][AVX[ Tag VZEROALL/VZEROUPPER instructions scheduler classes · 91c159d8
  Simon Pilgrim authored Dec 10, 2017
  91c159d8
- [X86] Tag SSE4A instructions as SSE INTALU scheduler classes · 6de94a1a
  Simon Pilgrim authored Dec 10, 2017
  6de94a1a
- [X86] Flag BTVER2 scheduler model as complete · cd581711
  Simon Pilgrim authored Dec 10, 2017
  cd581711
- [X86] Tag ADJSTACK instructions as INTALU scheduler class · b7fb2e2f
  Simon Pilgrim authored Dec 10, 2017
  b7fb2e2f
- [SCEV] Fix wrong Equal predicate created in getAddRecForPhiWithCasts · 5809e705
  Dorit Nuzman authored Dec 10, 2017
  5809e705
- Fix MSVC 'not all control paths return a value' warning · d038b475
  Simon Pilgrim authored Dec 10, 2017
  d038b475
- [X86] Tag MORESTACK instructions as ret scheduler class · 1a030016
  Simon Pilgrim authored Dec 10, 2017
  1a030016
- [X86] Fix duplicate entries in skylake server scheduler model by changing Z128 to Z256 · 253562eb
  Craig Topper authored Dec 10, 2017
  253562eb
- [X86] Add MOVQI2PQIrm, MOVSDmr, and MOVSDrm to scheduler information · 90c9c159
  Craig Topper authored Dec 10, 2017
  90c9c159
- [X86] Add LEA64_32r to scheduler models for Sandybridge,Haswell,Broadwell,Skylake · 28e55386
  Craig Topper authored Dec 10, 2017
  28e55386
- [X86] Add IN16/OUT16 to scheduling information for Haswell,Broadwell,Skylake · 8ade4640
  Craig Topper authored Dec 10, 2017
  8ade4640
- [X86] Fix scheduler models to support ADD32ri in addition to ADD32ri8. Similar... · 1a88c50f
  Craig Topper authored Dec 10, 2017
  1a88c50f
- [X86] Rename some instructions so that 'b' is added as a suffix instead of replacing an 'r' · c89e282f
  Craig Topper authored Dec 10, 2017
  c89e282f
- [X86] Add CMPSDrr/rm to the scheduler models. · 6c659101
  Craig Topper authored Dec 10, 2017
  6c659101
- [Docs] Fix typo in scheduler model documentation. enumemation->enumeration · d435a195
  Craig Topper authored Dec 10, 2017
  d435a195
- PowerPC: support external pid instructions in MC layer. · cf4701bb
  Tim Northover authored Dec 10, 2017
  cf4701bb
- PPC32: Support R_PPC_PLTREL32 in static mode. · 8f1bc370
  Tim Northover authored Dec 10, 2017
  8f1bc370
- [PGO] change arg type to uint64_t to match member field type · fa3f1a15
  Xinliang David Li authored Dec 10, 2017
  fa3f1a15
- Update another sanitizer test for C++14. · 7008c6bc
  Ahmed Bougacha authored Dec 10, 2017
  7008c6bc