- Jan 19, 2012
-
-
Chris Lattner authored
T's that are consequtively in memory. llvm-svn: 148463
-
Evan Cheng authored
llvm-svn: 148462
-
Jim Grosbach authored
llvm-svn: 148459
-
Jim Grosbach authored
llvm-svn: 148456
-
Jim Grosbach authored
llvm-svn: 148455
-
Jim Grosbach authored
llvm-svn: 148454
-
Lang Hames authored
Added methods to get the live range immediately before a given slot. Intended to parallel the getVNInfoBefore method. llvm-svn: 148453
-
Nick Lewycky authored
llvm-svn: 148451
-
Evan Cheng authored
to instruction right after the last instruction in the bundle. - Add a finalizeBundle() variant that doesn't specify LastMI. Instead, the code will find the last instruction in the bundle by following the 'InsideBundle' marker. This is useful in case bundles are formed early (i.e. during MI scheduling) but finalized later (i.e. after register allocator has finished rewriting virtual registers with physical registers). llvm-svn: 148444
-
Nick Lewycky authored
llvm-svn: 148442
-
Evan Cheng authored
llvm-svn: 148440
-
Jakob Stoklund Olesen authored
It adds register mask operands to x86 call instructions. Once all the backend passes support register mask operands, this will be permanently enabled. llvm-svn: 148438
-
Jakob Stoklund Olesen authored
This is similar to implicit register operands. MC doesn't understand register liveness and call clobbers. llvm-svn: 148437
-
Jakob Stoklund Olesen authored
This SelectionDAG node will be attached to call nodes by LowerCall(), and eventually becomes a MO_RegisterMask MachineOperand on the MachineInstr representing the call instruction. LowerCall() will attach a register mask that depends on the calling convention. llvm-svn: 148436
-
Rafael Espindola authored
llvm-svn: 148434
-
- Jan 18, 2012
-
-
Jim Grosbach authored
Explicit pc-relative syntax. For example, "ldrb r2, [pc, #-22]". rdar://10250964 llvm-svn: 148432
-
Devang Patel authored
llvm-svn: 148431
-
Jim Grosbach authored
llvm-svn: 148427
-
Jim Grosbach authored
If the fixup is out of range for the Thumb1 instruction, relax it to the Thumb2 encoding instead. rdar://10711829 llvm-svn: 148424
-
Jim Grosbach authored
If the two fragments are in the same Atom, then the difference expression is resolvable at compile time. Previously we were checking that they were in the same fragment, but that breaks down in the presence of instruction relaxation which has multiple fragments in the same atom. rdar://10711829 llvm-svn: 148423
-
Jim Grosbach authored
llvm-svn: 148422
-
Dan Gohman authored
llvm-svn: 148419
-
Dan Gohman authored
of recognizing them by name. llvm-svn: 148416
-
Jakub Staszak authored
llvm-svn: 148415
-
Nadav Rotem authored
llvm-svn: 148411
-
Lang Hames authored
llvm-svn: 148408
-
Jim Grosbach authored
llvm-svn: 148401
-
Jim Grosbach authored
llvm-svn: 148400
-
Bill Wendling authored
llvm-svn: 148384
-
Nadav Rotem authored
Fix a bug in the type-legalization of vector integers. When we bitcast one vector type to another, we must not bitcast the result if one type is widened while the other is promoted. llvm-svn: 148383
-
Pete Cooper authored
Fix ISD::REG_SEQUENCE to accept physical registers and change TwoAddressInstructionPass to insert copies for any physical reg operands of the REG_SEQUENCE llvm-svn: 148377
-
Jim Grosbach authored
Load/store instructions w/ a fixup to be relative a function marked as thumb don't use the low bit to specify thumb vs. non-thumb like interworking branches do, so don't set it when dealing with those fixups. rdar://10348687. llvm-svn: 148366
-
Jim Grosbach authored
llvm-svn: 148364
-
Jakob Stoklund Olesen authored
When set, this bit indicates that a register is completely defined by the value of its sub-registers. Use the CoveredBySubRegs property to infer which super-registers are call-preserved given a list of callee-saved registers. For example, the ARM registers D8-D15 are callee-saved. This now automatically implies that Q4-Q7 are call-preserved. Conversely, Win64 callees save XMM6-XMM15, but the corresponding YMM6-YMM15 registers are not call-preserved because they are not fully defined by their sub-registers. llvm-svn: 148363
-
Daniel Dunbar authored
paths. llvm-svn: 148362
-
Jakub Staszak authored
llvm-svn: 148360
-
Jakob Stoklund Olesen authored
Move ARM callee-saved lists into ARMCallingConv.td. llvm-svn: 148357
-
Jim Grosbach authored
The JIT is expected to take ownership of the TM that's passed in. The MCJIT wasn't freeing it, resulting in leaks. llvm-svn: 148356
-
- Jan 17, 2012
-
-
Jakob Stoklund Olesen authored
Add a trivial implementation of the getCallPreservedMask() hook. llvm-svn: 148347
-
Jakob Stoklund Olesen authored
Targets can now add CalleeSavedRegs defs to their *CallingConv.td file. TableGen will use this to create a *_SaveList array suitable for returning from getCalleeSavedRegs() as well as a *_RegMask bit mask suitable for returning from getCallPreservedMask(). llvm-svn: 148346
-