- Oct 28, 2009
-
-
Evan Cheng authored
llvm-svn: 85362
-
Evan Cheng authored
llvm-svn: 85361
-
Dan Gohman authored
MachineLICM and other things which run before LiveVariables is run. llvm-svn: 85360
-
Dan Gohman authored
if they have compatible encodings. llvm-svn: 85359
-
Evan Cheng authored
llvm-svn: 85358
-
Dan Gohman authored
eliminating a use of MVT::Flag, this is needed for an upcoming CodeGen change. This unfortunately requires SystemZ to switch to the list-burr scheduler, in order to handle the physreg defs properly, however that's what LLVM has available at this time. llvm-svn: 85357
-
Bob Wilson authored
llvm-svn: 85355
-
Chris Lattner authored
llvm-svn: 85351
-
Chris Lattner authored
untested and there is no way to use it, next up: doing battle with asmparser. llvm-svn: 85349
-
Bob Wilson authored
use it to control tail merging when there is a tradeoff between performance and code size. When there is only 1 instruction in the common tail, we have been merging. That can be good for code size but is a definite loss for performance. Now we will avoid tail merging in that case when the optimization level is "Aggressive", i.e., "-O3". Radar 7338114. Since the IfConversion pass invokes BranchFolding, it too needs to know the optimization level. Note that I removed the RegisterPass instantiation for IfConversion because it required a default constructor. If someone wants to keep that for some reason, we can add a default constructor with a hard-wired optimization level. llvm-svn: 85346
-
Jeffrey Yasskin authored
colliding with llvm/ADT/ValueMap.h:ValueMap<>. llvm-svn: 85344
-
Bill Wendling authored
llvm-svn: 85341
-
Lang Hames authored
Fixed a bug in the coalescer where intervals were occasionally merged despite a real interference. This fixes rdar://problem/7157961. llvm-svn: 85338
-
- Oct 27, 2009
-
-
Jim Grosbach authored
llvm-svn: 85335
-
Bill Wendling authored
llvm-svn: 85334
-
Jim Grosbach authored
default behind a command line option. This will enable better performance for vectors on NEON enabled processors. llvm-svn: 85333
-
Bill Wendling authored
llvm-svn: 85332
-
Bill Wendling authored
llvm-svn: 85331
-
Bill Wendling authored
llvm-svn: 85329
-
Devang Patel authored
llvm-svn: 85327
-
Dan Gohman authored
llvm-svn: 85325
-
Dan Gohman authored
llvm-svn: 85323
-
Chris Lattner authored
llvm-svn: 85319
-
Evan Cheng authored
llvm-svn: 85318
-
Chris Lattner authored
llvm-svn: 85316
-
Chris Lattner authored
llvm-svn: 85312
-
Chris Lattner authored
llvm-svn: 85311
-
Johnny Chen authored
llvm-svn: 85299
-
Devang Patel authored
Do not held on to DenseMap slot accross map insertion. The insertion may cause the map to grow rending the slot invalid. Use this opportunity to use ValueMap instead of DenseMap. llvm-svn: 85298
-
Johnny Chen authored
BL_pred and BLr9_pred. llvm-svn: 85297
-
Chris Lattner authored
llvm-svn: 85296
-
Jeffrey Yasskin authored
http://llvm.org/PR5184, and beef up the comments to describe what both options do and the risks of lazy compilation in the presence of threads. llvm-svn: 85295
-
Victor Hernandez authored
llvm-svn: 85286
-
Evan Cheng authored
Do away with addLegalFPImmediate. Add a target hook isFPImmLegal which returns true if the fp immediate can be natively codegened by target. llvm-svn: 85281
-
Bob Wilson authored
instruction format that already takes care of setting this. llvm-svn: 85280
-
Chris Lattner authored
(assembler,asmprinter, bc reader+writer) and document it. Codegen currently aborts on it. llvm-svn: 85274
-
Johnny Chen authored
for the r/rr fragment of the multiclass AI_unary_rrot/AI_bin_rrot. llvm-svn: 85271
-
Sanjiv Gupta authored
llvm-svn: 85257
-
Johnny Chen authored
llvm-svn: 85255
-
Chris Lattner authored
llvm-svn: 85254
-