- Mar 08, 2008
-
-
Dan Gohman authored
llvm-svn: 48041
-
- Mar 07, 2008
-
-
Bill Wendling authored
by promoting smaller integral values (i32 at this point) to i64, then truncating to get the wanted size. llvm-svn: 48030
-
Dan Gohman authored
llvm-svn: 48029
-
Dale Johannesen authored
but there are bugs. llvm-svn: 48028
-
Chris Lattner authored
llvm-svn: 48027
-
Chris Lattner authored
with 32 or 64-bit operands/results. llvm-svn: 48026
-
Chris Lattner authored
we're using SSE or not. This fixes PR2122. llvm-svn: 48006
-
- Mar 06, 2008
-
-
Gabor Greif authored
llvm-svn: 47996
-
Scott Michel authored
upper and lower 32-bits are the same (in addition to 0 and -1 previously.) llvm-svn: 47985
-
Andrew Lenharth authored
llvm-svn: 47981
-
Dale Johannesen authored
correct now. llvm-svn: 47978
-
Scott Michel authored
using IL, ILA, et. al. v2i64 and i64 are now supported by the select bits (SELB) instruction. - Add missing comparison operations (testcase forthcoming) - More multiclass refactoring. llvm-svn: 47973
-
- Mar 05, 2008
-
-
Chris Lattner authored
llvm-svn: 47948
-
Evan Cheng authored
llvm-svn: 47941
-
Evan Cheng authored
llvm-svn: 47940
-
Chris Lattner authored
llvm-svn: 47939
-
Evan Cheng authored
llvm-svn: 47934
-
Evan Cheng authored
llvm-svn: 47933
-
Evan Cheng authored
For x86, if sse2 is available, it's not a good idea since cvtss2sd is slower than a movsd load and it prevents load folding. On x87, it's important to shrink fp constant since fldt is very expensive. llvm-svn: 47931
-
Andrew Lenharth authored
llvm-svn: 47929
-
Evan Cheng authored
findRegisterUseOperandIdx, findRegisterDefOperandIndx. Fix some naming inconsistencies. llvm-svn: 47927
-
Bill Wendling authored
llvm-svn: 47918
-
Dale Johannesen authored
class (cosmetic). First piece of byval implementation; this doesn't work yet. No functional change. llvm-svn: 47917
-
Bill Wendling authored
llvm-svn: 47915
-
- Mar 04, 2008
-
-
Andrew Lenharth authored
llvm-svn: 47903
-
Evan Cheng authored
llvm-svn: 47878
-
Evan Cheng authored
llvm-svn: 47871
-
- Mar 03, 2008
-
-
Dan Gohman authored
llvm-svn: 47865
-
Bill Wendling authored
PPC-64 doesn't work.) This also lowers the spilling of the CR registers so that it uses a register other than the default R0 register (the scavenger scrounges for one). A significant part of this patch fixes how kill information is handled. llvm-svn: 47863
-
Devang Patel authored
llvm-svn: 47857
-
- Mar 02, 2008
-
-
Chris Lattner authored
llvm-svn: 47831
-
Chris Lattner authored
llvm-svn: 47830
-
Chris Lattner authored
llvm-svn: 47828
-
Chris Lattner authored
llvm-svn: 47827
-
Chris Lattner authored
llvm-svn: 47825
-
Chris Lattner authored
llvm-svn: 47824
-
Chris Lattner authored
llvm-svn: 47823
-
Chris Lattner authored
Now they all pass. llvm-svn: 47820
-
Chris Lattner authored
llvm-svn: 47819
-
Chris Lattner authored
* Simplify handling of byval, making it easier to understand and more consistent. This fixes PR2065. * Clean up and simplify handling of GEPs. I can actually understand it now! * Implement support for GEP'ing into vectors, this fixes SingleSource/UnitTests/Vector/build2 among others. llvm-svn: 47818
-