Commits · e96e6972945774f96866220fe7569918346b34e5 · Roger Ferrer / llvm-epi-0.8 · GitLab

This project is archived. Its data is read-only.

Mar 03, 2017
- [X86] Generate VZEROUPPER for Skylake-avx512. · 4f977517
  Amjad Aboud authored Mar 03, 2017
  4f977517
- [GlobalISel][X86] Support float/double and vector types. · 321cf3c6
  Igor Breger authored Mar 03, 2017
  321cf3c6
- [msan] Handle x86_sse_stmxcsr and x86_sse_ldmxcsr. · d0285f21
  Evgeniy Stepanov authored Mar 03, 2017
  d0285f21
- LiveDebugValues: Assume calls never clobber SP. · ea8880b8
  Adrian Prantl authored Mar 03, 2017
  ea8880b8
- CodeGen: BlockPlacement: Precompute layout for chains of triangles. · 1fa60307
  Kyle Butt authored Mar 03, 2017
  1fa60307
- ThinLTOBitcodeWriter: Do not follow operand edges of type GlobalValue when... · 3baa72af
  Peter Collingbourne authored Mar 02, 2017
  3baa72af
Mar 02, 2017
- [BypassSlowDivision] Use ValueTracking to simplify run-time checks · 4a04fb9e
  Nikolai Bozhenov authored Mar 02, 2017
  4a04fb9e
- [DAGCombiner] Fix DebugLoc propagation when folding !(x cc y) -> (x !cc y) · 96c64156
  Taewook Oh authored Mar 02, 2017
  96c64156
- [Hexagon] Pick the right branch opcode depending on branch probabilities · e720feb1
  Krzysztof Parzyszek authored Mar 02, 2017
  e720feb1
- Revert "AMDGPU: Re-do update for branch-relaxation test" · 02d86b80
  Tobias Grosser authored Mar 02, 2017
  02d86b80
- CodeGen: MachineBlockPlacement: Remove the unused outlining heuristic. · 1393761e
  Kyle Butt authored Mar 02, 2017
  1393761e
- [ARM] Fix insert point for store rescheduling. · bb821276
  Eli Friedman authored Mar 02, 2017
  bb821276
- Revert "Fix PR 24415 (at least), by making our post-dominator tree behavior sane." · f818c330
  Tobias Grosser authored Mar 02, 2017
  f818c330
- [PPC] Fix code generation for bswap(int32) followed by store16 · ed28e742
  Guozhi Wei authored Mar 02, 2017
  ed28e742
- [AArch64] Extend redundant copy elimination pass to handle non-zero stores. · ea25eca0
  Chad Rosier authored Mar 02, 2017
  ea25eca0
- [MSP430] Add SRet support to MSP430 target · eafb8055
  Vadzim Dambrouski authored Mar 02, 2017
  eafb8055
- The patch fixes r296770 · d655ec56
  Evgeny Stupachenko authored Mar 02, 2017
  d655ec56
- [X86][MMX] Fixed i32 extraction on 32-bit targets · b3067dc3
  Simon Pilgrim authored Mar 02, 2017
  b3067dc3
- [Hexagon] Skip blocks that define vector predicate registers in early-if · 056c945a
  Krzysztof Parzyszek authored Mar 02, 2017
  056c945a
- [Hexagon] Properly handle 'q' constraint in 128-byte vector mode · fcbb7d10
  Krzysztof Parzyszek authored Mar 02, 2017
  fcbb7d10
- [PowerPC][ELFv2ABI] Allocate parameter area on-demand to reduce stack frame size · db8425ef
  Nemanja Ivanovic authored Mar 02, 2017
  db8425ef
- The patch turns on epilogue unroll for loops with constant recurency start. · 21bef2cb
  Evgeny Stupachenko authored Mar 02, 2017
  21bef2cb
- [DAGCombiner] avoid assertion when folding binops with opaque constants · fffa1798
  Sanjay Patel authored Mar 02, 2017
  fffa1798
- Re-apply "[GVNHoist] Move GVNHoist to function simplification part of pipeline." · 484d7565
  Geoff Berry authored Mar 02, 2017
  484d7565
- GlobalISel: record correct stack usage for signext parameters. · e80d6d13
  Tim Northover authored Mar 02, 2017
  e80d6d13
- [InstCombine] Avoid faulty combines of select-cmp-br · e5027cfb
  Bjorn Pettersson authored Mar 02, 2017
  e5027cfb
- [ARM/AArch64] Update costs for interleaved accesses with wide types · aee9771a
  Matthew Simpson authored Mar 02, 2017
  aee9771a
- [ARM/AArch64] Support wide interleaved accesses · 1bfa159d
  Matthew Simpson authored Mar 02, 2017
  1bfa159d
- [LV] Considier non-consecutive but vectorizable accesses for VF selection · 455c2ee3
  Matthew Simpson authored Mar 02, 2017
  455c2ee3
- Added special test covering a problem with PIC relocation model on SLM... · 2855dc7d
  Andrew V. Tischenko authored Mar 02, 2017
  2855dc7d
- Do not verify MachimeDominatorTree if it is not calculated · e2bf6971
  Serge Pavlov authored Mar 02, 2017
  e2bf6971
- LTO: When creating a local cache, create the cache directory if it does not already exist. · ab76a19a
  Peter Collingbourne authored Mar 02, 2017
  ab76a19a
- LiveRegMatrix: Fix some subreg interference checks · dbcf9e2e
  Matthias Braun authored Mar 02, 2017
  dbcf9e2e
- Revert r296708; causing test failures on ARM hosts. · 933863ce
  Eli Friedman authored Mar 02, 2017
  933863ce
- [DAGCombiner] mulhi + 1 never overflow. · 71f511fd
  Amaury Sechet authored Mar 01, 2017
  71f511fd
- [GlobalISel] Add a way for targets to enable GISel. · 120ae22d
  Ahmed Bougacha authored Mar 01, 2017
  120ae22d
- Improve mulhi overflow test. NFC · 683f5743
  Amaury Sechet authored Mar 01, 2017
  683f5743
- [ARM] Fix insert point for store rescheduling. · 1c9216b0
  Eli Friedman authored Mar 01, 2017
  1c9216b0
Mar 01, 2017
- [ARM] Check correct instructions for load/store rescheduling. · 28c2c0e3
  Eli Friedman authored Mar 01, 2017
  28c2c0e3
- [DAGCombiner] fold binops with constant into select-of-constants · 92938657
  Sanjay Patel authored Mar 01, 2017
  92938657